Computer Architecture Essentials

Contents

• Introduction Introduction

  • Getting started with computer architecture

    55s
• 1. Computer Architecture 1. Computer Architecture

  • Computer architecture

    5m 19s
  • Components of a computing system

    2m 2s
  • (Locked)
    The CPU

    4m 34s
  • (Locked)
    The memory subsystem

    2m 54s
  • (Locked)
    The input/output subsystem

    3m 42s
• 2. The Central Processing Unit 2. The Central Processing Unit

  • The role of the CPU

    2m 23s
  • (Locked)
    CPU organization

    3m 51s
  • (Locked)
    Instruction set architectures

    3m 40s
  • (Locked)
    Number of operands per instruction

    4m 45s
  • (Locked)
    CISC vs. RISC architectures

    5m 9s
  • (Locked)
    Harvard vs. Von Neumann architectures

    5m 23s
  • (Locked)
    Assembly language

    4m 55s
• 3. Instruction Execution Pipelining 3. Instruction Execution Pipelining

  • Understanding pipelining

    5m 21s
  • (Locked)
    CPU pipeline stages

    1m 35s
  • (Locked)
    Pipeline hazards

    10m 4s
  • (Locked)
    Overcoming control hazards with software

    5m 37s
  • (Locked)
    Overcoming data hazards with software

    1m 56s
  • (Locked)
    Overcoming pipeline hazards with hardware

    10m 40s
  • (Locked)
    Impact on software: Pipelining

    1m 39s
• 4. Out-of-Order Execution 4. Out-of-Order Execution

  • Understanding OOO execution

    8m 56s
  • (Locked)
    OOO execution architecture elements

    3m 37s
  • (Locked)
    Tomasulo's algorithm

    3m 55s
  • (Locked)
    Instruction schedulers today

    1m 38s
  • (Locked)
    Performance improvements

    4m 52s
• 5. Memory 5. Memory

  • Memory technologies

    3m 19s
  • (Locked)
    Memory hierarchy

    7m 31s
  • (Locked)
    Cache mapping

    5m 27s
• 6. Complications with Memory 6. Complications with Memory

  • (Locked)
    Paging

    6m 39s
  • (Locked)
    Hardware support for paging

    2m 44s
  • (Locked)
    Memory in multiprocessor systems

    1m 36s
  • (Locked)
    Cache coherence

    2m 4s
  • (Locked)
    Impact on software: The memory subsystem

    2m 13s
• 7. Input/Output 7. Input/Output

  • (Locked)
    I/O handling techniques

    4m 35s
  • (Locked)
    Polling vs. interrupts

    5m 25s
  • (Locked)
    Direct memory access

    1m 33s
  • (Locked)
    Serial communication

    4m 56s
  • (Locked)
    Layered communication protocols

    1m 23s
  • (Locked)
    Impact on software: I/O handling

    2m 15s
• 8. System Integration 8. System Integration

  • (Locked)
    Bus architectures

    5m 37s
  • (Locked)
    In-die buses

    2m 9s
  • (Locked)
    Motherboards

    2m 10s
  • (Locked)
    Systems on a chip

    1m 58s
• 9. Specialized Architectures and Emerging Technologies 9. Specialized Architectures and Emerging Technologies

  • (Locked)
    Embedded systems

    3m 18s
  • (Locked)
    FPGAs

    3m 9s
  • (Locked)
    Soft processors

    4m 2s
  • (Locked)
    Hardware accelerators

    4m 40s
  • (Locked)
    Cloud and edge computing

    1m 47s
  • (Locked)
    RISC-V: An industry-ready open architecture

    5m 16s
• Conclusion Conclusion

  • (Locked)
    Next steps

    1m 29s